12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs

HITACHI

ADE-205-178A (Z) 2nd. Edition March 1998

Description

The HD74ALVCH162270 is used in applications where data must be transferred from a narrow high speed bus to a wide lower frequency bus. The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low to high transition of the clock (CLK) input when the appropriate $\overline{\text{CLKEN}}$ inputs are low. The select ($\overline{\text{SEL}}$) line selects 1B or 2B data for the A outputs. For data transfer in the A to B direction, a two stage pipeline is provided in the A to 1B path, with a single storage register in the A to 2B path. Proper control of the $\overline{\text{CLKENA}}$ inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active low output enables ($\overline{\text{OEA}}$, $\overline{\text{OEB}}$). The control terminals are registered to synchronize the bus direction changes with CLK. Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level. All outputs, which are designed to sink up to 12 mA, include 26 Ω resistors to reduce overshoot and undershoot.

Features

- $V_{CC} = 2.3 \text{ V to } 3.6 \text{ V}$
- Typical V_{OL} ground bounce < 0.8 V (@ V_{CC} = 3.3 V, Ta = 25°C)
- Typical V_{OH} undershoot > 2.0 V (@ V_{CC} = 3.3 V, Ta = 25°C)
- High output current $\pm 12 \text{ mA}$ (@V_{CC} = 3.0 V)
- Bus hold on data inputs eliminates the need for external pullup / pulldown resistors
- All outputs have equivalent 26 Ω series resistors, so no external resistors are required.



Function Table

Inputs			Outputs		
CLK	OEA	OEB	Α	1B, 2B	
\uparrow	Н	Н	Z	Z	
\uparrow	Н	L	Z	Active	
\uparrow	L	Н	Active	Z	
\uparrow	L	L	Active	Active	

Output enable

Inputs				Outputs	
CLKENA1	CLKENA2	CLK	Α	1B	2B
X	Н	↑	L	1B ₀ *1, 2	2B ₀ *1
X	Н	↑	Н	1B ₀ *1, 2	2B ₀ *1
L	L	↑	L	L*2	L
L	L	↑	Н	H *2	Н
Н	L	↑	L	1B ₀ *1	L
Н	L	↑	Н	1B ₀ *1	Н
Н	Н	Х	X	1B ₀ *1	2B ₀ *1

A-to-B storage $(\overline{OEB} = L)$

Note: This functional table describes the case of transferring the same data for A to 1B path. For the case of transferring different data, see logic diagrams.

Inputs	Output A					
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	
Н	Х	Χ	Н	Х	Х	A ₀ *1
X	Н	Х	L	Х	Х	A ₀ *1
L	X	1	Н	L	Х	L
L	Х	1	Н	Н	Х	Н
X	L	↑	L	Х	L	L
X	L	1	L	Х	Н	Н

B-to-A storage $(\overline{OEA} = L)$


H : High level
L : Low level
X : Immaterial
Z : High impedance

↑: Low to high transition

Notes: 1. Output level before the indicated steady state input conditions were established.

2. Two CLK edges are needed to propagate data.

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V _{cc}	-0.5 to 4.6	V	
Input voltage *1, 2	V _I	-0.5 to 4.6	V	Except I/O ports
		-0.5 to V_{cc} +0.5		I/O ports
Output voltage *1, 2	Vo	-0.5 to V_{cc} +0.5	V	
Input clamp current	I _{IK}	- 50	mA	V ₁ < 0
Output clamp current	I _{OK}	±50	mA	$V_{\rm O}$ < 0 or $V_{\rm O}$ > $V_{\rm CC}$
Continuous output current	Io	±50	mA	$V_{\rm O} = 0$ to $V_{\rm CC}$
V _{cc} , GND current / pin	I _{CC} or I _{GND}	±100	mA	
Maximum power dissipation at Ta = 55°C (in still air) *3	P _T	1	W	TSSOP
Storage temperature	Tstg	-65 to 150	°C	

Notes:


- Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- 1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage	V _{cc}	2.3	3.6	V	
Input voltage	Vı	0	V _{cc}	V	
Output voltage	Vo	0	V _{cc}	V	
High level output current	I _{OH}	_	-6	mA	V _{CC} = 2.3 V
		_	-8		V _{CC} = 2.7 V
		_	-12		V _{CC} = 3.0 V
Low level output current	I _{OL}	_	6	mA	V _{CC} = 2.3 V
		_	8		V _{CC} = 2.7 V
		_	12		V _{CC} = 3.0 V
Input transition rise or fall rate	Δt / Δν	0	10	ns / V	
Operating temperature	Та	-40	85	°C	

Note: Unused control inputs must be held high or low to prevent them from floating.

Logic Diagram



Electrical Characteristics ($Ta = -40 \text{ to } 85^{\circ}\text{C}$)

Item	Symbol	V _{cc} (V)	Min	Max	Unit	Test Conditions
Input voltage	V _{IH}	2.3 to 2.7	1.7	_	V	
		2.7 to 3.6	2.0	_		
	V _{IL}	2.3 to 2.7	_	0.7	-	
		2.7 to 3.6	_	8.0	-	
Output voltage	V _{OH}	2.3 to 3.6	V _{cc} -0.2	_	V	$I_{OH} = -100 \mu A$
		2.3	1.9	_	-	$I_{OH} = -4 \text{ mA}, V_{IH} = 1.7 \text{ V}$
		2.3	1.7	_	-	$I_{OH} = -6 \text{ mA}, V_{IH} = 1.7 \text{ V}$
		3.0	2.4	_	-	$I_{OH} = -6 \text{ mA}, V_{IH} = 2.0 \text{ V}$
		2.7	2.0	_	-	$I_{OH} = -8 \text{ mA}, V_{IH} = 2.0 \text{ V}$
		3.0	2.0	_		$I_{OH} = -12 \text{ mA}, V_{IH} = 2.0 \text{ V}$
	V _{OL}	2.3 to 3.6	_	0.2	-	I _{OL} = 100 μA
		2.3	_	0.4	_	$I_{OL} = 4 \text{ mA}, V_{IL} = 0.7 \text{ V}$
		2.3	_	0.55	-	$I_{OL} = 6 \text{ mA}, V_{IL} = 0.7 \text{ V}$
		3.0	_	0.55	_	$I_{OL} = 6 \text{ mA}, V_{IL} = 0.8 \text{ V}$
		2.7	_	0.6	_	$I_{OL} = 8 \text{ mA}, V_{IL} = 0.8 \text{ V}$
		3.0	_	8.0	-	$I_{OL} = 12 \text{ mA}, V_{IL} = 0.8 \text{ V}$
Input current	I _{IN}	3.6	_	±5	μΑ	$V_{IN} = V_{CC}$ or GND
	I _{IN (hold)}	2.3	45	_	_	V _{IN} = 0.7 V
		2.3	-45	_		V _{IN} = 1.7 V
		3.0	75	_	-	V _{IN} = 0.8 V
		3.0	-75	_	_	V _{IN} = 2.0 V
		3.6	_	±500	_	$V_{IN} = 0 \text{ to } 3.6 \text{ V}^{*1}$
Off state output current	I _{oz}	3.6	_	±10	μΑ	$V_{OUT} = V_{CC}$ or GND
Quiescent supply current	I _{cc}	3.6	_	40	μΑ	$V_{IN} = V_{CC}$ or GND
	ΔI_{cc}	3.0 to 3.6	_	750	μΑ	V_{IN} = one input at (V_{CC} -0.6) V, other inputs at V_{CC} or GND

Note: 1. This is the bus hold maximum dynamic current required to switch the input from one state to another.


Switching Characteristics (Ta = -40 to 85°C)

Item	Symbol	V _{cc} (V)	Min	Тур	Max	Unit	FROM (Input)	TO (Output)
Maximum clock frequency	f _{max}	2.5±0.2	135	_	_	MHz		
		2.7	135	_	_			
		3.3±0.3	135	_	_			
Propagation delay time	t _{PLH}	2.5±0.2	2.5	_	6.9	ns	CLK	В
	t_{PHL}	2.7	_	_	6.4			
		3.3±0.3	1.7	_	5.6			
		2.5±0.2	2.2	_	6.4		CLK	А
		2.7	_	_	6.0			
		3.3±0.3	1.6	_	5.2			
		2.5±0.2	2.4	_	7.2		SEL	А
		2.7	_	_	7.0			
		3.3±0.3	1.6	_	6.0			
Output enable time	t _{zH}	2.5±0.2	2.1	_	7.9	ns	CLK	A or B
	$\mathbf{t}_{\scriptscriptstyle ZL}$	2.7	_	_	7.4			
		3.3±0.3	1.6	_	6.5			
Output disable time	t _{HZ}	2.5±0.2	3.0	_	7.8	ns	CLK	A or B
	$t_{\scriptscriptstyle LZ}$	2.7	_	_	7.1			
		3.3±0.3	1.7	_	6.2			
Input capacitance	C _{IN}	3.3		3.5		pF	Control inp	outs
Output capacitance	C _{IN/O}	3.3	_	9.0	_	pF	A or B por	ts

Switching Characteristics (Ta = -40 to 85°C) (cont)

Item	Symbol	V_{cc} (V)	Min	Тур	Max	Unit	FROM (Input)
Setup time	t _{su}	2.5±0.2	4.1	_	_	ns	A data before CLK↑
		2.7	3.8	_	_		
		3.3±0.3	3.1	_	_		
		2.5±0.2	0.9	_	_		B data before CLK↑
		2.7	1.2	_	_		
		3.3±0.3	0.9	_	_		
		2.5±0.2	3.5	_	_		CLKENA1 or
		2.7	3.2	_	_		CLKENA2 before CLK↑
		3.3±0.3	2.7	_	_		
		2.5±0.2	3.4	_	_		CLKEN1B or
		2.7	3.0	_	_		CLKEN2B before CLK↑
		3.3±0.3	2.6	_	_		
		2.5±0.2	4.4	_	_		OE before CLK↑
		2.7	3.9	_	_		
		3.3±0.3	3.2	_	_		
Hold time	t _h	2.5±0.2	0	_	_	ns	A data after CLK↑
		2.7	0	_	_		
		3.3±0.3	0.2	_	_		
		2.5±0.2	1.4	_	_		B data after CLK↑
		2.7	1.0	_	_		
		3.3±0.3	1.7	_	_		
		2.5±0.2	0	_	_		CLKENA1 or
		2.7	0.1	_	_		CLKENA2 after CLK↑
		3.3±0.3	0.3	_	_		
		2.5±0.2	0	_	_		CLKEN1B or
		2.7	0	_	_		CLKEN2B after CLK↑
		3.3±0.3	0.6	_	_		
		2.5±0.2	0	_			OE after CLK↑
		2.7	0	_	_	-	
		3.3±0.3	0.1	_		-	
Pulse width	t _w	2.5±0.2	3.3	_	_	ns	CLK "H" or "L"
		2.7	3.3	_	_	-	
		3.3±0.3	3.3	_	_	<u> </u>	


• Test Circuit




Load Circuit for Outputs

Symbol	Vcc=2.5±0.2V	Vcc=2.7V, 3.3±0.3V
t_{PLH}/t_{PHL} $t_{su}/t_h/t_w$	OPEN	OPEN
t _{ZH} / t _{HZ}	GND	GND
t _{ZL} /t _{LZ}	4.6 V	6.0 V

Note: 1. C_L includes probe and jig capacitance.






TEST	Vcc=2.5±0.2V	Vcc=2.7V, 3.3±0.3V
V _{IH}	2.3 V	2.7 V
V _{ref}	1.2 V	1.5 V
V _{OH1}	2.3 V	3.0 V
V _{OL1}	GND	GND

Notes: 1. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Zo = 50 Ω , tr \leq 2.5 ns, tf \leq 2.5 ns.

- 2. Waveform A is for an output with internal conditions such that the output is low except when disabled by the output control.
- 3. Waveform B is for an output with internal conditions such that the output is high except when disabled by the output control.
- 4. The output are measured one at a time with one transition per measurement.

Package Dimensions

Unit: mm



Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HTACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

http:semiconductor.hitachi.com/

NorthAmerica URL Europe Asia (Singapore)

http://www.hitachi-eu.com/hel/ecg http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

http://www.hitachi.co.jp/Sicd/indx.htm Japan

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Stra§e 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0

Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead

Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218

Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.